BEGIN:VCALENDAR
VERSION:2.0
PRODID:-// - ECPv5.8.1//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-ORIGINAL-URL:https://www.bnmit.org
X-WR-CALDESC:Events for 
BEGIN:VTIMEZONE
TZID:Asia/Kolkata
BEGIN:STANDARD
TZOFFSETFROM:+0530
TZOFFSETTO:+0530
TZNAME:IST
DTSTART:20260101T000000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;VALUE=DATE:20260713
DTEND;VALUE=DATE:20260801
DTSTAMP:20260812T152141
CREATED:20260812T043623Z
LAST-MODIFIED:20260812T050500Z
UID:30957-1783900800-1785542399@www.bnmit.org
SUMMARY:Design Verification using System Verilog
DESCRIPTION:The internship provided hands-on exposure to VLSI design flow\, Verilog RTL coding\, AXI4 protocols\, and SystemVerilog-based verification methodologies. Participants also gained practical understanding of assertions\, functional coverage\, and the basics of UVM. \nThe internship strengthened students’ practical skills in RTL design and SystemVerilog-based functional verification. Participants developed hands-on verification skills and were equipped to undertake VLSI design and verification projects. \n  \nDate & Time: 13.07.2026 onwards | 9:00 AM – 4:00 PM \nVenue: N502 \, B.N.M. Institute of Technology
URL:https://www.bnmit.org/event/design-verification-using-systemverilog/
LOCATION:BNMIT Campus
CATEGORIES:ECE DEPT,Events,Home
ATTACH;FMTTYPE=image/png:https://www.bnmit.org/wp-content/uploads/2026/08/ECE_Internship_2026-_-Verilog.png
END:VEVENT
END:VCALENDAR