# BNM Institute of Technology

An Autonomous Institution under VTU. Approved by AICTE

## **Department: Electronics and Communication Engineering**

## Scheme of Teaching and Examination - Autonomous Effective from Academic year 2023-24

## III Semester M. Tech (VLSI Design and Embedded Systems)

						Tea	ichii	ng H	ours	/Week	Examination			
Sl. No	Course Type	<b>Course Code</b>		Course Title	Teaching Department	L	L T P	J	Hours /Week	Credits	CIA Marks	SEA Marks	Total Marks	
1	PCC	23VDE231	CMOS RF Circuits Design		ECE	3	-	1	-	3	3	50	50	100
2	PCC	23VDE232	CAD for Digital Systems		ECE	3	-	-	-	3	3	50	50	100
	PEC		23VDEP2331	VLSI Design for Signal Processing	ECE		-	1	1					
3	PEC	23VDEP233X	23VDPE2332	Machine Learning using Python		3	-	1	-	3	3	50	50	100
	PEC		23VDEP2333	Synthesis and Optimisation of Digital Circuits			-	1	ı					
4	PEC	23VDEP234X	23VDEP234X	MOOC/NPTEL ( Subjected to offering by NPTEL)	ECE	3	-	-	1	3	3	50	50	100
5	INT	23VDEI235	Internship			-	-	6	-	6	3	50	50	100
6	PRJ	23VDEJ236	Project Work Pl		-	-	-	10	10	5	100	0	100	
			TOTA	AL		12	-	6	10	28	20	250	350	600

#### Summer Internship to be carried out during the vacation between II & III Semester

Summer Internship - I (23VDEI235): All the students registered to II year of M.Tech shall have to undergo mandatory internship of 6 weeks between II semester vacation. Semester End Assessment will be conducted in III semester and the prescribed credit will be included. Internship shall be considered as a head of passing and shall be considered for the award of degree. Those, who do not take up / complete the internship shall be declared fail and shall have to complete during subsequent examination after satisfying the internship requirements. (The faculty coordinator or mentor has to monitor the students' internship progress and interact to guide them for the successful completion of the internship.)

Project work: Phase-1 (23VDEJ236): Based on the abilities of the students and recommendations of the mentor, a single discipline or a multidisciplinary project can be assigned to an individual student. The progress of the project work will be evaluated continuously. There will be 2 seminars in 2 phases, evaluated by a panel of faculty members with HOD as the Chairperson.

	M. Tech. (VLSI Design & Embedded System	,	NDE)	
Choice baseu C	redit System (CBCS and Outcome Based I Semester: 3	Laucation (C	)DE)	
Course Name: CMOS RI		Code: 23VD	E231	
L: T: P: J	3:0:0:0	CIA Marks: 50		
Credits:	3	SEA Marks		
Hours/Week (Total)	3		on: 03 Hours	
	ves: The students will be able to			
	n RF and microwave design emphasizing the effort			
1 1	ation system, multiple access techniques and wi	reless standar	ds necessary for	
RF circuit design.  3 Deal with transceiver	architecture, various receiver and transmitte	or dosigns tl	noir marite and	
demerits.	architecture, various receiver and transmitto	er designs, u	ien ments and	
	of RF building blocks such as Low Noise Amp	olifiers, Mixer	·S.	
	ng principal of Oscillators, VCOs, Frequency S			
Module 1: Introduct	tion to RF Design, Wireless Technology and	d No. of	Blooms	
	<b>Basic Concepts</b>	Hours	cognitive	
			Levels	
	sign is challenging, The big picture. Gene			
· · · · · · · · · · · · · · · · · · ·	Design, Time Variance, Nonlinearity, Effects			
	stortion, Gain Compression, Cross Modulation		Apply	
	Nonlinear Stages, AM/PM Conversion, Noi		CO1	
	s, Noise Spectrum, Effect of Transfer Functi epresentation of Noise in Circuits.	ion		
	edance Transformation and Communication	Concents		
•	sformation: Quality Factor, Series-to-Para			
	Networks, Loss in Matching Networks.	iici		
	s: General concepts, analog modulation, digi	ital 8	Apply	
modulation, spectral re-gr	owth. Mobile RF communications, Multi	ple	CO2	
access techniques, Wireless	standards Specifications only.			
	<b>Module-3 Transceiver Architecture</b>			
	rations, Receiver Architectures, Basic Heterody	· I		
•	ne Receivers, Direct-Conversion Receivers, Ima	ge-	A 1	
Reject Receivers.	Architectures, General Considerations, Dire	8 8	Apply CO3	
	odern Direct-Conversion Transmitters, Heterody		03	
Transmitters.	,	,		
Ī	Module-4 Low Noise Amplifiers and Mixer	·s		
	neral considerations, Problem of input matchin			
	n-source stage with inductive load, common			
1 0	feedback, Common Gate stage (only upto In			
impedance).		. 8	Apply	
	ations, Performance parameters, Mixer No	1se	CO4	
	nd Double balanced mixers, Passive download			
	xing, Noise, Input Impedance, Current driv	ven		
passive mixers.	Madala 5 VCO DI I a and Damas Assaulte			
	Module-5 VCO, PLLs and Power Amplific Oscillators (VCOs), Tuning Range Limitatio		1	
	e Noise, Basic Concepts, Effect of Phase Noi			
	ise VCOs, LO Interface, Quadrature Oscillator		Apply	
Basic Concepts	Xuadiani Spoliiani	8	CO5	
•	Ls): Basic Concepts, Phase Detector, TYP			
• `	o's Phase, Simple PLL, Analysis of Simple PL			
Loop Dynamics, Freque	ency Multiplication, Integer-N Frequen	ncy		

Synthesizers, General Considerations, Basic Integer-N Synthesizer		
Power Amplifiers: General Considerations, Classification of Power		
Amplifiers, Class A Power Amplifiers, Class B Power Amplifiers, Class AB		
Power Amplifiers, Class C Power Amplifiers		

<b>Course Outcor</b>	Course Outcomes: After completing the course, the students will be able to						
23VDE231.1	Analyze the effect of nonlinearity and noise in RF and microwave design.						
23VDE231.2	Understand communication system, multiple access techniques and wireless standards necessary for RF circuit design.						
23VDE231.3	Describe various receivers and transmitter topologies with their merits and drawbacks.						
23VDE231.4	Design Mixers and Low-Noise Amplifiers with minimum number of off-chip components.						
23VDE231.5	Exemplify the approaches taken in the design of VCOs, PLLs, Frequency synthesizers and Power amplifiers.						
23VDE231.6	Illustrate how the system requirements define the parameters of the circuits and the impact on the performance.						

- 1. RF Microelectronics, B. Razavi, PHI, second edition.
- 2. CMOS Circuit Design, layout and Simulation, R. Jacob Baker, H.W. Li, D.E. Boyce, PHI 1998

PCC	CIA	SEA		CIA (50)		SEA Conduction: 100 M		
rcc	CIA	SEA		I	II	Reduced to: 50 M		
Conduction	50	50	Written Test Assignment AAT	25 N	50 f two tests – Marks .5	Five questions with each of 20 marks (with internal choice). Student should answer one full question from each module		
$\mathcal{O}$				Total	- 50 marks	Total – 50 marks		

## i) CIA: 50%

IA Test: 2 IA tests - Each of 50 Marks	Average of 2 tests – scaled down to 25 M
<b>Assignment –</b> Two assignments – one for 10 marks and another for 5 marks	15 Marks
Additional Assessment Tools (AAT) – Oral /Online Quizzes, Presentations, Group discussions, Case studies, Term Paper, Open ended experiments, Mini industrial/social/rural Projects, Two-minute video on latest topic, Short MOOC courses, Practical Orientation on Design thinking, creativity & Innovation, Participatory & Industry integrated learning, Practical activities, Problem solving exercises, Participation in seminars/academic events/symposia and any other activity	10 Marks
Total	50 Marks

5 questions to answer each of 20 Marks 2 questions from each module with internal choice Student should answer one full question from each module	20 M x 5 = <b>100 M</b> reduced to <b>50 M</b>
Total	50 Marks

		. Tech. (VLSI Design & Embedded Systemedit System (CBCS and Outcome Based 1		OBE)		
Com	rse Name: CAD for D	Semester: III igital Systems	Course Co	de: 23VDE232		
	Γ: P: J	3:0:0:0		CIA Marks: 50		
Credits: 3			SEA Marks: 50			
	urs/Week (Total)	3		tion: 03 Hours		
	-Requisites: Digital elec	etronics				
Coı	urse Learning Objective	es: The students will be able to				
1	To use the algorithms	of Graph theory for optimization and satisfia	ability.			
2	To be able to different					
3	To use graph theory in	physical design.				
4	To understand the time	e and space complexities.				
5	To learn various optim	ization methods.				
6	To understand differer	t techniques for placement and routing.				
M	Iodule-1: Introduction t	o Design Methodologies and Graph theor	y No. o Hour			
VI Lo Do Al St Ex Tr	ethods and Technologies. LSI Design Automation too ogic Design, Transistor-levesign Management Tools. Igorithmic graph theory an ructures for the Represent amples of Graph Algorithmic actable and intractable propercompleteness and NP-ham	s, ta y, s,	Understand CO1			
	eneral purpose methods fo	r combinational optimization: Backtracking an	d			
Lo Fi La	ocal Search, Simulated Ann nal Remarks on General-pu yout compaction: Design	c Programming, Integer Linear Programming lealing, Tabu Search, Genetic Algorithms, A Februpose Methods. Rules, Symbolic Layout, Problem Formulation haph Compaction, Other Issues.	8	Apply CO2		
		Module-3: Physical Design		-		
Ty	pes of Placement Problem,	Circuit Representation, Wire-length Estimation Placement Algorithm, Partitioning. ng Concepts, Shape Functions and Floorpla				
Ro In M	zing.  puting: Types of Local Routing: Types of Local Routing  troduction to Global Routing  achine Learning in Physical  esign (Reference- 1)		Apply CO3			
	M	odule-4: Logic Synthesis and Simulation -	- I			
Lo Si	ogic Synthesis and Verification of Synthesis, Binary-demulation: General Remand Simulation	_ A	Apply CO4			
		Module-5: Logic Synthesis – II				
In an	ternal Representation of ad Scheduling, Some So ssignment Problem, High	: Hardware Models for High Level Synthesis the Input Algorithm, Allocation, Assignment scheduling Algorithm, Some Aspects of the allevel Transformations. s: Finite state machine modelling – State	nt e 8	Understand CO5		

minimization - completely specified and incompletely specified,		
Compatibility classes, State encoding, Structural representation of		
sequential circuits, Retiming, Extension	1	

Course Outcor	Course Outcomes: After completing the course, the students will be able to					
23VDE232.1	Demonstrate knowledge and understanding of fundamental concepts in VLSI design using CAD.					
23VDE232.2	Solve graph theoretical problems.					
23VDE232.3	Demonstrate knowledge of computational and optimization algorithms applicable to solving CAD related problems.					
23VDE232.4	Establish comprehensive understanding of the various phases of CAD for digital electronic systems, from digital logic simulation to physical design					
23VDE232.5	Demonstrate the relationship between optimization during synthesis and verification with satisfiability and formal verification					
23VDE232.6	Demonstrate knowledge of computational and optimization tools applicable to solving CAD related problems.					

- 1. Algorithms for VLSI Design Automation S H Gerez, Wiley, 2<sup>nd</sup> Edition.
- 2. Synthesis and Optimization of Digital circuits –
- 3. Machine Learning in VLSI Computer-Aided Design Elfadel, Ibrahim (Abe) M., Boning, Duane S., Li, Xin (Eds.), Springer, 2019
- 4. Advanced Logic Synthesis Reis, André Inácio, Drechsler, Rolf (Eds.), Springer, 2018

PCC	CIA	SEA		CIA (50)		SEA Conduction: 100 M							
rcc	CIA	SEA		I	II	Reduced to: 50 M							
			Written	50	50								
tion		50 50	Test	Average of two tests – 25 Marks		Five questions with each of 20 mark (with internal choice). Student should							
Conduction	50		50	50	50	50	50	50	0 50	50 50 A	Assignment	15	
Col			AAT	1	0	module							
				Total	- 50 marks	Total – 50 marks							

#### i) CIA: 50%

IA Test: 2 IA tests - Each of 50 Marks	Average of 2 tests – scaled down to 25 M
<b>Assignment</b> – Two assignments – one for 10 marks and another for 5 marks	15 Marks
Additional Assessment Tools (AAT) — Oral /Online Quizzes, Presentations, Group discussions, Case studies, Term Paper, Open ended experiments, Mini industrial/social/rural Projects, Two-minute video on latest topic, Short MOOC courses, Practical Orientation on Design thinking, creativity & Innovation, Participatory & Industry integrated learning, Practical activities, Problem solving exercises, Participation in seminars/academic events/symposia and any other activity	10 Marks
Total	50 Marks

Theory Exam	5 questions to answer each of 20 Marks 2 questions from each module with internal choice Student should answer one full question from each module	20 M x 5 = <b>100 M</b> reduced to <b>50 M</b>
	Total	50 Marks

## M. Tech. (VLSI Design & Embedded System) Choice Based Credit System (CBCS and Outcome Based Education (OBE)

Choice Ba	ased Credit System (CBCS and Outc	ome Based Education (Ol	BE)
Course Name: VLS	Semester: 3 SI Design Signal Processing	Course Code: 23VDEP2	2331
L: T: P: J	3:0:0:0	CIA Marks:	
Credits:	3.0.0.0	SEA Marks:	
		SEA Duratio	
Course Learning O		<b>11.</b> 03 110u18	
architectures for	igh-level architectural transformations a given algorithmlevel algorithm transformations such		
	Module 1	No. of Hours	Blooms cognitive Levels
Demands and Scal Algorithms.  Iteration Bounds:	P Systems: Typical DSP Algorithms, Ded CMOS Technologies, Representations, logorithms for Computing Iteration B data flow graphs.	oop bound and 8	Apply CO1
	Module-2		I
parallel processing, I	rallel Processing: pipelining of FIR Pipelining and parallel processing for loon and Properties, Solving Systems s.	ow power.	Apply CO2
	Module-3		
path, Unfolding and <b>Folding:</b> Folding:	Prithm for Unfolding, Properties of Unfolding, Retiming, Application of Unfolding.  Fransformation, Register Minimization in Folded Architectures, Folding	on Techniques, 8	Apply CO3
	Module-4	,	ı
systolic array, S Multiplication and 2 representation contain Fast convolution: C	re Design: systolic array design Medelection of Scheduling Vector, 2D systolic Array Design, Systolic Design	Matrix-Matrix esign for space 8	Apply CO4
	Module-5		
Filters, DCT and Inv <b>Pipelined and Pa</b> Interleaving in Digit digital Filter, parallel parallel processing	th Reduction in Filters and Transformerse DCT, Parallel Architecture for Ranallel Recursive and Adaptive Fal Filter, first order IIR digital Filter, Hel processing for IIR filter, Combined for IIR Filter, Low power IIR Filter el processing, pipelined adaptive digital	nk Order Filters Filter: Pipeline Higher order IIR pipelining and Design Using	Apply CO5

Course Outcomes: After completing the course, the students will be able to			
23VDEP2331.1	Illustrate the use of various DSP algorithms and addresses their representation using block diagrams, signal flow graphs and data-flow graphs		
23VDEP2331.2	Use pipelining and parallel processing in design of high-speed /low power applications		
23VDEP2331.3	Apply unfolding in the design of parallel architecture		
23VDEP2331.4	23VDEP2331.4 Evaluate the use of look-ahead techniques in parallel and pipelined IIR Digital filters		
23VDEP2331.5			

- 1. VLSI Digital Signal Processing systems, Design and implementation, Keshab K.Parthi, Wiley 1999.
- 2. Analog VLSI Signal and Information Processing, Mohammed Isamail and Terri Fiez, Mc Graw-Hill, 1994
- 3. VLSI and Modern Signal Processing, S.Y. Kung, H.J. White House, T. Kailath, Prentice Hall, 1994
- 4. Design of Analog Digital VLSI Circuits for Telecommunication and Signal Processing, Jose E. France, Yannis Tsividis, Prentice Hall, 1994
- 5. DSP Integrated Circuits, Lars Wanhammar, Academic Press Series in Engineering, 1st Edition.

PCC CIA	CIA	SIA SEA	IA SEA CIA (50)		SEA Conduction: 100 M		
lec	CIA	SEA		I	II	Reduced to: 50 M	
				50	50		
ion		50 50	Written Test	Written Test	Average of two tests – 25 Marks		Five questions with each of 20 marks (with internal choice). Student should
Conduction	50		Assignment	1	15	answer one full question from each module	
Cor			AAT	1	10	inoduic	
				Tota	ıl – 50 marks	Total – 50 marks	

#### i) CIA: 50%

IA Test: 2 IA tests - Each of 50 Marks	Average of 2 tests – scaled down to 25 M
<b>Assignment</b> – Two assignments – one for 10 marks and another for 5 marks	15 Marks
Additional Assessment Tools (AAT) – Oral /Online Quizzes, Presentations, Group discussions, Case studies, Term Paper, Open ended experiments, Mini industrial/social/rural Projects, Two-minute video on latest topic, Short MOOC courses, Practical Orientation on Design thinking, creativity & Innovation, Participatory & Industry integrated learning, Practical activities, Problem solving exercises, Participation in seminars/academic events/symposia and any other activity	10 Marks
Total	50 Marks

	5 questions to answer each of 20 Marks 2 questions from each module with internal choice Student should answer one full question from each module		20 M x 5 = <b>100 M</b> reduced to <b>50 M</b>
		Total	50 Marks

#### Dept. of Electronics and Communication Engineering Choice Based Credit System (CBCS and Outcome Based Education (OBE)

Choice Based Cro	edit System (CBCS and Outcome Based E	Education (C	OBE)			
	Semester: III					
Course Name: Machine Lea	arning using Python Cou	arse Code: 2	3VDPE2332			
L: T: P: J	3 :0 :0 :0	CIA Mark	s: 50			
Credits:						
Hours/Week (Total)	Hours/Week (Total) 3					
Pre-Requisites: Programm	ing knowledge					
	es: The students will be able to					
	s of Machine Learning and Python					
	f data preprocessing and regression and solv					
	edge to understand and interpret the relevan-	ce of the algo	orithm outcome			
	orithms and supervised learning					
5 Apply unsupervised lea	rning and preprocessing techniques					
Мос	lule-1: Introduction	No. of Hours	Blooms Cognitive Levels			
transform data into knowled An introduction to thebasic building machine learning s	earning, building intelligent machines to ge, three different types of machine learning terminology and notations, A roadmap fo ystems Python libraries suitable for Machin lysis and Data Exploration with NumP	r e <b>8</b>	Apply CO1			
Module-2: Data preprocess	ing and Linear Regression		1			
Introduction to Machine I model, Data preprocessing	earning, building a machine learning , data exploration, outlier treatment, analysis, Simple Linear Regression,	8	Apply CO2			
Module-3: Statistics for Ma	chine Learning		L			
Introduction, Mean, Median	and Mode, Standard Deviation, Percentiles, neasures of centers, measures of dispersion		Apply CO3			
Module-4: Classification mo	dels					
Introduction to Classificati neighbors (KNN), and Classification problems on	on models, Logistic Regression, K-neares Linear Discriminant Analysis (LDA) prediction using Python		Apply CO4			
Module-5: Decision trees an	d SVM					
Bagging, Random Forest	ple classification tree. Ensemble techniques, Boosting Support Vector Machines or classifiers, Creating SVM model in Pytho	-	Apply CO5			

Course Outcom	Course Outcomes: After completing the course, the students will be able to			
23VDPE2332.1	Introduce basic concepts of Machine Learning and Python			
23VDPE2332.2	Apply the knowledge of data preprocessing and regression and solve problems			
23VDPE2332.3	23VDPE2332.3 Apply statistical knowledge to understand and interpret the relevance of the			
	algorithm outcome			
23VDPE2332.4	Apply classification algorithms and supervised learning			
23VDPE2332.5	Apply unsupervised learning and preprocessing techniques			
23VDPE2332.6	23VDPE2332.6 Able to apply the knowledge of machine learning to real-life scenarios.			

- Chris Albon, Machine Learning with Python Cookbook, O'Reilly, 2018.
   E.Alpaydin, Introduction to Machine Learning, Prentice-Hall of India, 2010

				CIA (50)		SEA	
PCC	CIA	SEA		I	II	Conduction: 100 M Reduced to: 50 M	
ı			Written	50	50		
onduction				Test		f two tests – Marks	Five questions with each of 20 marks (with internal choice). Student should
npu	50	50	Assignment	1	15	answer one full question from each module	
Į			AAT	1	10		
				Total	- 50 marks	Total – 50 marks	

#### CIA: 50% i)

IA Test: 2 IA tests - Each of 50 Marks	Average of 2 tests – scaled down to 25 M
<b>Assignment –</b> Two assignments – one for 10 marks and another for 5 marks	15 Marks
Additional Assessment Tools (AAT) – Oral /Online Quizzes, Presentations, Group discussions, Case studies, Term Paper, Open ended experiments, Mini industrial/social/rural Projects, Two-minute video on latest topic, Short MOOC courses, Practical Orientation on Design thinking, creativity & Innovation, Participatory & Industry integrated learning, Practical activities, Problem solving exercises, Participation in seminars/academic events/symposia and any other activity	10 Marks
Total	50 Marks

#### **SEA: 50%** ii)

Theory Exam	5 questions to answer each of 20 Marks 2 questions from each module with internal choice Student should answer one full question from each module		20 M x 5 = <b>100 M</b> reduced to <b>50 M</b>
		Total	50 Marks

## M. Tech. (VLSI Design & Embedded System) Choice Based Credit System (CBCS and Outcome Based Education (OBE)

	Semester: III					
Course Name: Synthe	esis and Optimization of Digital Circuits	Course	Code: 23	SVDEP2333		
L: T: P: J		Marks: 5				
Credits:						
Hours/Week (Total)	3	SEA	Duration	1: 03 Hours		
Course Learning Obje	ectives: The students will be able to					
1 Understand the nee	ed for optimization and dimensions of optimization	zation for	· digital cii	rcuits.		
	zation techniques used in circuits design.					
3 Get the knowledge	e of advanced tools and techniques in digital	systems	design li	ke Hardwai		
	mpilation Techniques.	1.		1		
4 Apply Logic-Leve circuits.	l synthesis and optimization techniques for	combin	ational ar	nd sequenti		
	heduling and resource binding for optimization	n				
Module 1: Introd	luction to Synthesis, Optimization & Hard	ware	No. of	Blooms		
	modelling		Hours	cognitiv		
				Levels		
Introduction to Synthe						
•	ronics circuits, Computer aided Synthesi	s and				
Optimization.	: Introduction, Hardware Modelling Lang	110000				
	of Hardware Languages, Structural Har			Apply		
	of Hardware Languages, Studetural Hard Hardware Languages, HDLs Used for Syn		8	CO1		
	pilation and Behavioural Optimization	itilesis,		COI		
	is and Optimization: Fundamental Architect	tural				
	ea and Performance Estimation, Strategies fo					
Architectural Optimizat						
Mo	odule-2 Graph theory for CAD for VLSI					
Graphs, Combinatorial	Optimization, Graph Optimization problems	and	8	Apply		
Algorithms, Boolean A	lgebra and Applications.		0	CO2		
	wo level and Multiple Level Combinational		Optimizati	ion		
	ional Logic Optimization: Introduction,	Logic				
-	ons on Two level Logic Covers		0	Apply		
	<b>national Logic Optimization</b> : Introduction, ations for Combinational Networks, The Alg	1	8	CO3		
Model, The Boolean M		georaic				
	Module-4 Sequential Logic Optimizat	ion	l			
Introduction. Sequentia	al Logic Optimization using State based M					
	imization using Network Models, Implicit		8	Apply		
	tability Considerations for Synchronous Circ			CO4		
·	5 Scheduling Algorithms and Resource Sh		d Bindins	<u> </u>		
Scheduling Algorithm	s: Introduction, A Model for Scheduling pro	blems,		•		
	ource Constraints, scheduling without Re					
	g Algorithms for Extended Sequencing M	Iodels,				
Scheduling Pipelined C			8	Apply CO5		
	ad Binding: Sharing and Binding for Re			203		
	aring and Binding for General Circuits, Cond					
· ·	ing, Resource sharing and Binding for I	Non –				
Scheduled Sequencing	Graphs.					

Course Outcomes: After completing the course, the students will be able to						
23VDEP2333.1	Understand the process of synthesis and optimization in a top-down approach for					
	digital circuit models using HDLs and Architecture.					
23VDEP2333.2	Understand the terminologies of graph theory and its algorithms to optimize a					
	Boolean equation					
23VDEP2333.3	Apply different two level and multilevel optimization algorithms for					
	combinational circuits.					
23VDEP2333.4	Apply the different sequential circuit optimization methods using state models and					
	network models.					
23VDEP2333.5	Apply different scheduling algorithms with resource binding and without resource					
	binding for pipelined sequential circuits and extended sequencing models.					

- 1. Synthesis and Optimization of Digital Circuits, Giovanni De Micheli, Tata McGraw-Hill, 2003
- 2. Automatic Logic synthesis Techniques for Digital Systems, Edwars M. D, Macmillan New Electronic Series, 1992

PCC	CIA	SEA	CIA (50)			SEA Conduction: 100 M
				I	II	Reduced to: 50 M
onduction	50	50	Written Test		50 f two tests – Marks	Five questions with each of 20 marks (with internal choice). Student should
			Assignment AAT	15 10		answer one full question from each module
Ŭ					- 50 marks	Total – 50 marks

## i) CIA: 50%

IA Test: 2 IA tests - Each of 50 Marks	Average of 2 tests – scaled down to 25 M
<b>Assignment –</b> Two assignments – one for 10 marks and another for 5 marks	15 Marks
Additional Assessment Tools (AAT) – Oral /Online Quizzes, Presentations, Group discussions, Case studies, Term Paper, Open ended experiments, Mini industrial/social/rural Projects, Two-minute video on latest topic, Short MOOC courses, Practical Orientation on Design thinking, creativity & Innovation, Participatory & Industry integrated learning, Practical activities, Problem solving exercises, Participation in seminars/academic events/symposia and any other activity	10 Marks
Total	50 Marks

Theory Exam	5 questions to answer each of 20 Marks 2 questions from each module with internal choice Student should answer one full question from each module	20 M x 5 = <b>100 M</b> reduced to <b>50 M</b>
	Total	50 Marks