### **B N M Institute of Technology**

### An Autonomous Institution under VTU. Approved by AICTE

**Department: Electronics and Communication Engineering** 

### Scheme of Teaching and Examination - Autonomous Effective from Academic year 2024-25

### II Semester M. Tech (VLSI Design and Embedded Systems)

					Teaching Hours /Week				Examination							
Sl. No	Course Type	Course Code	( Olirse Little		Teaching Department	L	Т	P	J	Hours/ Week	Credits	CIA Marks	SEA Marks	Total Marks		
1	PCC	24VDE221	VLSI Testing and Testability		ECE	4	-	-	1	4	4	50	50	100		
2	PCI	24VDE222	Low Power VLSI Design		ECE	3	-	2	-	5	4	50	50	100		
3	PCI	24VDE223	Design of Analog and Mixed Mode VLSI Circuits		ECE	3	ı	2	ı	5	4	50	50	100		
4	PBL	24VDE224	System Verilog for Verification		ECE	2	-	2	2	6	4	50	50	100		
	PEC		24VDEP2251	Reconfigurable Computing												
5	PEC	24VDEP225X	24VDEP2252	Static Timing Analysis	ECE	3	-	-	-	3	3	50	50	100		
	PEC		24VDEP2253	Wearable Technology												
6	PCC	24VDE226	Project Mana	Project Management and Finance		3	-	-	-	3	3	50	50	100		
_			TOTAL			18	0	6	2	26	22	300	300	600		

### Summer Internship to be carried out during the vacation between II & III Semester $\,$

Summer Internship - I (24VDEI235): All the students registered to II year of MTech shall have to undergo mandatory internship of 4 weeks during II semester or III semester vacation. Semester End Assessment will be conducted in III semester and the prescribed credit will be included. Internship shall be considered as a head of passing and shall be considered for the award of degree. Those, who do not take up / complete the internship shall be declared fail and shall have to complete during subsequent examination after satisfying the internship requirements. (The faculty coordinator or mentor has to monitor the students' internship progress and interact to guide them for the successful completion of the internship.)

# Dept. of Electronics and Communication Engineering M.Tech (VLSI Design and Embedded Systems) Choice Based Credit System (CBCS and Outcome Based Education (OBE)

	Choice Daseu Creu	Samastan II	ome Daseu L	aucanon (	ODE)				
Comme	Name: VI CI Tasti	Semester: II	<u> </u>	nnac Cad-	: 24VDE221				
L: T: 1	e Name: VLSI Testir	4: 0: 0: 0	CIE Marks		: 24 V DE 22 I				
Credit		4: 0: 0: 0	SEE Mark						
Hours		4 (50)	SEE Mark		IPC				
		· /							
Design.									
	Course Learning Objectives: The students will be able to  1 Learn various types of faults and fault modelling								
1			C 1: . :4-1 -::	4					
2	_	for testing and testable design of							
3	generation	d algorithms for testing digital			nd test pattern				
4		or testing sequential circuits and							
5	Inferring testing meth digital circuit design	ods using Boundary scan, Built-	in self-test and	l other advan	ced topics in				
Module	e-1: Introduction, VLS	I Testing Process and Fault M	odels	No. of Hours	Blooms Cognitive Levels				
Testing Philosophy, Role of Testing, Digital and Analog VLSI Testing, VLSI Technology Trends affecting Testing, Types of Testing, Fault Modelling: Defects, Errors and Faults, Functional Versus Structural Testing, Levels of Fault Models, Single Stuck-at Fault.					Understand CO1				
Module	e-2: Logic and Fault S	imulation							
Simulation for Design Verification and Test Evaluation, Modelling Circuits for Simulation, Algorithms for True-value Simulation, Algorithms for Fault Simulation, ATPG. Fault Diagnosis of Digital Circuits, Test Generation Techniques for Combinational Circuits, Detection of Multiple Faults in Combinational Logic Circuits.					Apply CO2				
Module	e-3: Testability Measu	res							
SCOAP Controllability and Observability, High Level Testability Measures, Digital DFT and Scan Design: Ad- Hoc DFT Methods, Scan Design, Partial-Scan Design, Variations of Scan, Ad-Hoc DFT Methods.					Apply CO3				
Modul	e-4: Built-In Self-Test								
The Economic Case for BIST, Random Logic BIST: Definitions, BIST Process, Pattern Generation, Response Compaction, Built-In Logic Block Observers, Test-Per-Clock, Test-Per Scan BIST Systems, Circular Self-Test Path System, Memory BIST, Delay Fault BIST, Logic Built in Self-Test.					Apply CO4				
Module	e-5: Boundary Scan St	andard							
Port, B Bounda	tion, System Configurate oundary Scan Test In try Scan Description La tions, Boundary Scan for	he Standard,	10	Apply CO5					

- 1. Essentials of Electronic Testing for Digital, Memory and Mixed Signal VLSI Circuits -M.L.Bushnell, V. D. Agrawal, Kluwer Academic Publishers.
- 2. Digital Systems and Testable Design M. Abramovici, M.A.Breuer and A.D Friedman, Jaico Publishing House
- 3. Digital Circuits Testing and Testability P.K. Lala, Academic Press

PCC	CIA	SEA	SEA	SEA	SEA	SEA		CIA (50)		SEA Conduction: 100 M
icc	CIA	SEA		I	II	Reduced to: 50 M				
			Written	50	50					
onduction			Test	Average of two tests – 25 Marks		Five questions with each of 20 mark (with internal choice). Student shoul				
npi	50	50	50   50   Assignment   15   answer module	50	50	50	50	50	0 50	answer one full question from each
Con			AAT	10		10		module		
				Total	- 50 marks	Total – 50 marks				

### i) CIA: 50%

IA Test: 2 IA tests - Each of 50 Marks	Average of 2 tests – scaled down to 25 M
<b>Assignment</b> – Two assignments – one for 10 marks and another for 5 marks	15 Marks
Additional Assessment Tools (AAT) – Oral /Online Quizzes, Presentations, Group discussions, Case studies, Term Paper, Open ended experiments, Mini industrial/social/rural Projects, Two-minute video on latest topic, Short MOOC courses, Practical Orientation on Design thinking, creativity & Innovation, Participatory & Industry integrated learning, Practical activities, Problem solving exercises, Participation in seminars/academic events/symposia and any other activity	10 Marks
Total	50 Marks

Theory Exam	5 questions to answer each of 20 Marks 2 questions from each module with internal choice Student should answer one full question from each module	20 M x 5 = <b>100 M</b> reduced to <b>50 M</b>
	Total	50 Marks

# Dept. of Electronics and Communication Engineering M.Tech (VLSI Design and Embedded Systems) Choice Based Credit System (CBCS and Outcome Based Education (OBE))

Semester: II

Course Name: Low Power VLSI Design

Course Code: 24VDE222

L: T: P: J

Credits:

4

SEA Marks: 50

Hours/Week (Total)

5

SEA Duration: 03 Hours

Pro-Requisites: CMOS Logic Design Power and energy relations in a capacitor MOSEET

**Pre-Requisites:** CMOS Logic Design, Power and energy relations in a capacitor, MOSFET Characteristics, Short channel effects in a MOSFET, Combinational and Sequential circuits.

Co	Course Learning Objectives: The students will be able to						
1	1 Understand the state-of-the-art approaches to power estimation and reduction.						
2	1						
3							
	architecture and system.						
4	Practice the low power techniques using current generation design sty	le and pro	cess				
	technology.						
5	Understand the advanced techniques in low power design methods.						
Мо	dule-1: Introduction to Low power Design	No. of Hours	Blooms Cognitive Levels				
Int	troduction: Need for low power VLSI chips, charging and discharging						
cap	acitance, short circuit current in CMOS leakage current, static current,						
	ic principles of low power design, low power figure of merits.		Apply				
	nulation power analysis: SPICE circuit simulation, discrete transistor	10	CO1				
	deling and analysis, gate level logic simulation, architecture level		COI				
	lysis, data correlation analysis in DSP systems, Monte Carlo						
	ulation.						
	lule-2: Power Estimation methods						
	obabilistic power analysis: Random logic signals, probability &						
	quency, probabilistic power analysis techniques, signal entropy.	10	Apply				
	cuit: Transistor and gate sizing, equivalent pin ordering, network	10	CO2				
	cructuring and reorganization, special latches and flip flops, low power						
	ital cell library, adjustable device threshold voltage.  lule-3: Low power Design at Logic Level and Clock distribution						
	gic: Gate reorganization, signal gating, logic encoding, state machine						
_	eoding, pre-computation logic.						
	w power Clock Distribution: Power dissipation in clock distribution,	10	Apply				
	gle driver Vs distributed buffers, Zero skew Vs tolerable skew, chip &	10	CO3				
	kage co design of clock network.						
	lule-4: Low power Design at Architecture/System Level						
	w power Architecture & Systems: Power & performance						
	agement, switching activity reduction, parallel architecture with						
	age reduction, flow graph transformation.	10	Analyze				
	w power arithmetic components: Introduction, circuit design style,		CO4				
add	ers, multipliers, division.						
Mo	dule-5: Low power Memory Design and Algorithm level methods						
	w power memory design: Introduction, sources and reductions of						
pow	ver dissipation in memory subsystem, sources of power dissipation in						
	AM and SRAM.	10	Analyze				
	gorithm & Architectural Level Methodologies: Introduction, design		CO5				
	w, Algorithmic level analysis & optimization, Architectural level						
esti	mation & synthesis.						

### **List of Experiments:**

- 1. Design a traditional CMOS inverter schematic with 45 nm technology and plot its transfer (DC) characteristics and transient characteristics. Also, design a SC-SS (Low power) CMOS inverter schematic with 45 nm technology and plot its transfer (DC) characteristics and transient characteristics. Tabulate the readings (Delay, Power consumption, Power-Delay Product) for both the schematics and plot a comparison graph.
- 2. Design a traditional 2-input CMOS NAND gate schematic with 45 nm technology and plot its transfer (DC) characteristics and transient characteristics. Also, design a SC-SS (Low power) 2-input CMOS NAND gate schematic with 45 nm technology and plot its transfer (DC) characteristics and transient characteristics. Tabulate the readings (Delay, Power consumption, Power-Delay Product) for both the schematics and plot a comparison graph.
- 3. Design a traditional 2-input XOR gate (12T) schematics with 45 nm technology and plot its transfer (DC) characteristics and transient characteristics. Also, design a SC-SS (Low power) 2-input CMOS XOR gate schematic with 45 nm technology and plot its transfer (DC) characteristics and transient characteristics. Tabulate the readings (Delay, Power consumption, Power-Delay Product) for both the schematics and plot a comparison graph.
- 4. Design a traditional Half Adder schematic with 45 nm technology and plot its transient response. Also, design a SC-SS (Low power) Half Adder schematic with 45 nm technology and plot its transient response. Tabulate the readings (Delay, Power consumption, Power-Delay Product) for both the schematics and plot a comparison graph.
- 5. Design a traditional Full Adder schematic with 45 nm technology and plot its transient response. Also, design a SC-SS (Low power) Full Adder schematic with 45 nm technology and plot its transient response. Tabulate the readings (Delay, Power consumption, Power-Delay Product) for both the schematics and plot a comparison graph.
- 6. Design a traditional D Flip-Flop schematic with 45 nm technology and plot its transient response. Also, design a D Flip-Flop with self clock-gating schematic (Low power) with 45 nm technology and plot its transient response. Tabulate the readings (Delay, Power consumption, Power-Delay Product) for both the schematics and plot a comparison graph.
- 7. Design a 4-bit ripple carry adder schematic with 45 nm technology and plot its transient response. Also, design a 4-bit Carry save adder schematic with 45 nm technology and plot its transient response. Tabulate the readings (Delay, Power consumption, Power-Delay Product) for both the schematics and plot a comparison graph.
- 8. Design a basic 6T SRAM Cell schematic with 45 nm technology and plot its transient response. Also, design a 10T SRAM Cell schematic with 45 nm technology and plot plot its transient response. Tabulate the readings (Delay, Power consumption) for both the schematics and plot a comparison graph.

EDA Tools: Cadence-Virtuoso, LT Spice.

Course Outcomes: After completing the course, the students will be able to					
24VDE222.1	Identify the sources of power dissipation in CMOS circuits.				
24VDE222.2	Perform power analysis using simulation-based approaches and probabilistic analysis.				
24VDE222.3	Develop the optimization and trade-off techniques that involve power dissipation of digital circuits.				

24VDE222.4	Apply the low power design techniques at the architecture and system level.
24VDE222.5	Analyze and optimize the low power memory design techniques and algorithm level methods.
24VDE222.6	Develop the practical design techniques and their analysis at various levels of design abstraction and analyze how these are being captured in the latest design automation environments.

- 1. Practical Low Power Digital VLSI Design, Gary K. Yeap, Kluwer Academic Publishers, ISBN 978-1-4613-7778-8, 2002.
- 2. Low Power Design Methodologies, Jan M. Rabaey and Massoud Pedram, Kluwer Academic Publishers, 5th reprint, 2010.
- 3. Low-Power CMOS VLSI Circuit Design Kaushik Roy and Sharat Prasad, John Wiley, 2000.
- 4. Low power digital CMOS design A. P. Chandrasekaran and W. Broadersen Kluwer academic,1995.
- 5. Low-Power VLSI Circuits and Systems, Ajit Pal, Springer publications, 2015.

### **Marks Distribution for Assessment:**

								CIA (50)		SEA		
PCI	CIA	SEA		I	П	Conduction: 100 M						
				-		Reduced to: 50 M						
				50	50							
			Written Test	Average of two	tests – 50 marks							
		50	50	50	50	50 50		scaled down	n to 15 marks	Five questions with each of		
Conduction	50						50	50	Assignment	Average of 2 Assig	gnments – 10M	20 marks (with internal choice). Student should
ndı	30								30	30		Weekly Assessmen
် ၁						Practical	IA test – 15 Marks	}	from each module			
				Fractical	(IA test to be cond	ucted for 50 M and						
				scaled down to 151	M)							
					Total – 50 Marks	Total – 50 Marks						

### i) CIA: 50%

Theory	IA Test (Theory	y): 2 IA tests - each of 50 Marks – Average of 2 tests scaled down to 15 Marks	25 Marks
	Assignment:	2 Assignments – each of 10 marks	20 1/10/110
Lab	Weekly Assessn Practical test (1	nent – 10 Marks ) - 15 marks	25 Marks
		Total	50 Marks

### ii) SEA: 50%

**Question Paper:** 

Theory Exam	5 questions to answer, each of 20 Marks 2 questions from each module with internal choice Student should answer one full question from each module	20 M x 5 = <b>100 M</b> <b>Reduced to 50 M</b>
	Total	50 Marks

### Dept. of Electronics and Communication Engineering M.Tech (VLSI Design and Embedded Systems) Choice Based Credit System (CRCS and Outcome Based Education (O)

Choice Based Credit System (CBCS and Outcome Based Education (OBE)
Semester: II

Course Name: D	ESIGN OF ANALOG AND	MIXED M	ODE VLSI	CIRCUITS
Course Code: 24VDE223				
L: T: P: J	3:0:2:0		<b>CIA Marks:</b>	50
Credits:	4		<b>SEA Marks:</b>	50
Hours/Week (Total)	5(50)		<b>SEA Duratio</b>	n: 03 Hours
Due Deguisites Comenal	and dentions of MOC devices	MOC I/U C	11	1

**Pre-Requisites:** General considerations of MOS devices, MOS I/V Characteristics, second order effects, Basics to Amplifiers, Introduction to concepts of current mirrors and Op-Amp,Op-amp Parameters and Introduction to DAC and ADC.

Course Learning Objectives: The students will be able to

1			
2			
3	3 Describe operational amplifiers		
4	Learn the design of phase-locked-loops		
5	Know the role of Data converters in an ever-increasing digital world.		
Mo	dule-1: Single stage Amplifier	No. of Hours	Blooms Cognitive Levels
Cor	<b>igle stage Amplifier</b> : Common Source stage, Source follower, immon-gate stage, Cascode Stage. Experiment: 1 to 5	10	Understand CO1
Mo	dule-2: Differential Amplifiers		
<b>Differential Amplifiers:</b> Single ended and differential operation, Basic differential pair, Common mode response, Differential pair with MOS loads, Gilbert cell.  Lab Experiment: 6 & 7			Apply CO2
	dule-3: Passive and Active Current Mirrors & Operational Amplifiers (P	Part-1)	
Passive and Active Current Mirrors: Basiccurrent mirrors, Cascode Current mirrors, Active Current mirrors.  Operational Amplifiers (part-1): General Considerations, OneStage OP-Amp, Two Stage OP-Amp, Gain boosting Lab Experiment: 8		10	Apply CO3
Mo	dule-4: Operational Amplifiers (part-2) & Phase Locked Loops:		
Operational Amplifiers (part-2): Common Mode Feedback, Slew rate, Power Supply Rejection. Phase Locked Loops: Simple PLL, Charge pump PLLs, Non-ideal effects in PLLs, Delay-Locked Loops.		10	Apply CO4
Mo	dule-5: Data Converter Architectures:		
<b>Data Converter Architectures:</b> DAC & ADC Specifications, Current Steering DAC, Charge Scaling DAC, Cyclic DAC, Pipeline DAC. Flash ADC, Pipeline ADC, Integrating ADC			Understand CO5

### **Lab Experiments:**

- 1. Design the Common Source amplifier with Current Source Load completing the design flow for
  - a. Draw the schematic and verify the following
    - DC Analysis
    - AC Analysis
    - Transient Analysis
  - b. Draw the Layout and verify the DRC, check for LVS, Extract RC and back annotate the same and verify the Design.
- 2. Design the Common Source **amplifier with Diode connected load** completing the design flow for
  - a. Draw the schematic and verify the following

- DC Analysis
- AC Analysis
- Transient Analysis
- b. Draw the Layout and verify the DRC, check for LVS, Extract RC and back annotate the same and verify the Design.
- 3. Design the Common Source amplifier with resistive load completing the design flow for
  - a. Draw the schematic and verify the following
    - DC Analysis
    - AC Analysis
    - Transient Analysis
  - b. Draw the Layout and verify the DRC, check for LVS d. Extract RC and back annotate the same and verify the Design.
- 4. Design the Common Drain with given specifications completing the design flow for
  - a. Draw the schematic and verify the following
    - DC Analysis
    - AC Analysis
    - Transient Analysis
  - b. Draw the Layout and verify the DRC, check for LVS d. Extract RC and back annotate the same and verify the Design.
- 5. Design the Common Gate with given specifications completing the design flow for
  - a. Draw the schematic and verify the following
    - DC Analysis
    - AC Analysis
    - Transient Analysis
    - b. Draw the Layout and verify the DRC, check for LVS, Extract RC and back annotate the same and verify the Design.
- 6. Design the Current Mirror with given specifications completing the design flow for
  - a. Draw the schematic and verify the following
    - DC Analysis
    - AC Analysis
    - Transient Analysis
    - b. Draw the Layout and verify the DRC. Check for LVS, Extract RC and back annotate the same and verify the Design.
- 7. Design the **Differential Amplifier** completing the design flow for
  - a. Draw the schematic and verify the following
    - DC Analysis
    - AC Analysis
    - Transient Analysis
    - b. Draw the Layout and verify the DRC. Check for LVS, Extract RC and back annotate the same and verify the Design.
- 8. Design an **op-amp** using the **differential amplifier** with Common source and Common Drain amplifier in library, completing the design flow mentioned below:
  - a. Draw the schematic and verify the following
    - DC Analysis
    - AC Analysis
    - Transient Analysis.
    - b. Draw the Layout and verify the DRC, Check for LVS, Extract RC and back annotate the same and verify the Design.

Course Outcor	Course Outcomes: After completing the course, the students will be able to				
24VDE223.1	Derive small signal model of MOSFET with second order effects and estimate the				
24 V DE 223.1	parameters for single stage CS, CG, source follower and cascade stage.				
24VDE223.2	Design high-performance, stable operational amplifiers with the tradeoffs between				
24 V DE 223.2	speed, precision and power dissipation, study the behaviour of phase-locked-loopsfor the				
	applications.				
24VDE223.3	Identify the critical parameters that affect the analog and mixed-signal VLSI				
24 V DE 223.3	circuits' performance.				
24VDE223.4	Perform calculations in the digital or discrete time domain, more sophisticated data				
24 V DE 223.4	converters to translate the digital data to and from inherently analog world.				
24VDE223.5	Apply concepts of both Analog and digital design for VLSI Technology.				
24 V DE223.3					
24VDE223.6	Use efficient analytical tools for quantifying the behaviour of basic circuits byinspection.				
24 V DE 223.0					

- 1. Design of Analog CMOS Integrated Circuits Behzad Razavi TMH 2007
- 2. CMOS Circuit Design, Layout, and Simulation R. Jacob Baker Wiley Second Edition
- 3. CMOS Analog Circuit Design Phillip E. Allen, Douglas R. Holberg Oxford UniversityPress Second Edition.

				CIA (50)		SEA
PCI	CIA	SEA		Ţ	II	Conduction: 100 M
				1	11	Reduced to: 50 M
			Written	50	50	
n			Test	_	tests – 50 marks n to 15 marks	Five questions with each of 20 marks (with
actio	50	50 50 Weekly Practical IA test - (IA test	Assignment	Average of 2 As	signments – 10M	internal choice). Student should answer one full
Conduction	30		Weekly Assessme IA test – 15 Mark (IA test to be con- and scaled down	s ducted for 50 M	question from each module	
				ı	Total – 50 Marks	Total – 50 Marks

### i) CIA: 50%

	IA Test (Theory): 2 IA tests - each of 50 Marks –	
Theory	Average of 2 tests scaled down to 15 Marks	25 Marks
	Assignment: 2 Assignments – each of 10 marks	
Lab	Weekly Assessment – 10 Marks Practical test (1) - 15 marks	25 Marks
	Tot	al 50 Marks

### ii) SEA: 50% Question Paper:

Theory Exam	5 questions to answer, each of 20 Marks 2 questions from each module with internal choice Student should answer one full question from each module	20 M x 5 = <b>100 M</b> <b>Reduced to 50 M</b>
	Total	50 Marks

## Dept. of Electronics and Communication Engineering M.Tech (VLSI Design and Embedded Systems) Choice Based Credit System (CBCS and Outcome Based Education (OBE)

Semester: II Course Name: System Verilog for Verification **Course Code: 24VDE224** L: T: P: J CIA Marks: 50 2: 0: 2: 2 **Credits:** SEA Marks: 50 4 Hours/Week (Total) 6(50) **SEA Duration:** 03 Hours Pre-Requisites: Basics understanding of combinational and sequential logic circuits, Basics of C and C++ language, Knowledge about Simulation, Verilog HDL concepts and programming Course Learning Objectives: The students will be able to Understand digital system verification using object oriented methods. Learn the System Verilog language for digital system verification. Create/build test benches for the basic design/methodology. Use constrained random tests for verification. 4 Understand concepts of Interprocess communication and functional coverage. No. of **Blooms** Module-1: Verification Guidelines & Procedural Statements and Hours Cognitive **Routines** Levels Verification Guidelines: The verification process, basic test bench functionality, directed testing, methodology basics, constrained random stimulus. randomization. functional coverage, bench components.layered testbench. **Apply** 10 Connecting the test bench and design **CO1** Separating the test bench and design, The interface construct, Stimulus timing, Interface driving and sampling, System Verilog assertions. Lab Experiment: 1 & 2 Module-2: Basic OOP Introduction, Think of Nouns, not Verbs, Your First Class, Where to Define a Class, OOP Terminology, Creating New Objects, Object Deallocation, Using Objects, Static Variables vs. Global Variables, Class **Apply** 10 Methods, Defining Methods Outside of the Class, Scoping Rules, CO<sub>2</sub> Understanding Dynamic Objects, Public vs. Local, Building a Testbench Lab Experiment: 3

Coverage types, Coverage strategies, Simple coverage example, Anatomy of Cover group and Triggering a Cover group, Data sampling, Cross coverage, Generic Cover groups, Coverage options, Analyzing coverage data, measuring coverage statistics during simulation.

Lab Experiment: 9 & 10

Introduction, Randomization in System Verilog, Constraint details, Solution probabilities, Valid constraints, In-line constraints, Random

number functions, Common randomization problems, Random control,

Working with Threads, Disabling Threads, Events, Semaphores,

Random Number Generators. Lab Experiment: 4 & 5
Module-4: Threads and Interprocess Communication

Lab Experiment. 9 & 10

**Module-3: Randomization** 

Mailboxes Lab Experiment: 6, 7 & 8

**Module-5: Functional Coverage** 

#### **Lab Experiments:**

- 1. Develop a System Verilog code to demonstrate two-state and four-state data types.
- 2. Develop a System Verilog code to demonstrate push\_front, pop\_front, with respect to Queues.
- 3. Demonstrate Full adder using System Verilog with 'Interface' construct.
- 4. Develop a System Verilog code to demonstrate classes.
- 5. Write a program to create an array (Fixed Array and Dynamic Array) of objects in System Verilog.

**Apply** 

CO<sub>3</sub>

**Apply** 

**CO4** 

Apply

**CO5** 

10

10

**10** 

- 6. Write a program to demonstrate the difference between 'rand' and 'randc'.
- 7. Write a program to demonstrate weighted random distribution with dist.

- 8. Demonstrate Interprocess Communication in System Verilog.
- 9. Demonstrate 4-bit adder with the verification environment
- 10. Write a System Verilog code to declare explicit Bins.

### **Projects:**

- 1. Verification of Vedic Multiplier using System Verilog.
- 2. Verification of Convolutional Encoder and Viterbi Decoder using System Verilog.
- 3. Verification of Signed integer divider using System Verilog.
- 4. Verification of Wallace Tree Multiplier using System Verilog.
- 5. Verification of Fixed Point Arithmetic Operations using System Verilog.

Course Outcom	Course Outcomes: After completing the course, the students will be able to			
24VDE224.1	Understand the verification guideline in test benches for moderately complex digital circuits.			
24VDE224.2	Demonstrate the skill on writing test-benches for design digital systems and connecting them with the design.			
24VDE224.3	Apply OOPs concepts to verify and analyze the complete system.			
24VDE224.4 Apply constrained random tests benches using System Verilog				
24VDE224.5	Demonstrate Threads and Interprocess communication in System Verilog.			
24VDE224.6	Apply functional coverage strategies for analyzing coverage of data and coverage statistics.			

### **Reference Books**

- 1. Chris Spear, 'System Verilog for Verification A guide to learning the Test bench language features', Springer Publications, 2nd Edition, 2010.
- 2. Stuart Sutherland, Simon Davidmann, Peter Flake, "System Verilog for DesignA guide to using system verilog for Hardware design and modeling", Springer Pulications, 2<sup>nd</sup> Edition, 2006.
- 3. Stuart Sutherland, Simon Davidmann, Peter Flake, "System Verilog for Design Second Edition: A Guide to Using System Verilog for Hardware Design and Modeling", Springer Science & Business Media, 15-Sep-2006.
- 4. Janick Bergeron, "Writing Testbenches Using SystemVerilog", 1st Edition, Springer Publications, 2006.
- 5. Janick Bergeron, Eduard Cerny, Alan Hunter, and Andy Nightingale, "Verification Methodology Manual for SystemVerilog", Springer Pulications, 2006.

PBL	CIA	SEA	CIA (50)		SEA Conduction: 100 M Reduced to: 50 M		
				I IA	II IA		
	pduction 50 50		Theory	25	25	Project	
ction				,	Average of 2 tests – 25 M		Assessed for 100
Conduc		Practical	– 10 Marks	nt (Record/Project) - 15 Marks	marks reduced to 50 Marks		
				Lau IA test -	Total – 50 Marks	Total – 50 Marks	

### i) CIA: 50%

<b>Theory -</b> 2 IA tests - Each of 25 Marks	25 Marks
Practical Weekly Assessment - Lab record/Project - 10 Marks Lab IA test - 15 Marks	25 Marks
Total	50 Marks

Project	Write up – 10 Marks Project report – 25 Marks Presentation & Demonstration - 50 Marks Viva-Voce – 15 Marks	100 Marks Reduced to 50 Marks
	Total	50 Marks

# Dept. of Electronics and Communication Engineering M. Tech (VLSI Design and Embedded Systems) Choice Based Credit System (CBCS and Outcome Based Education (OBE) Semester: II

Course Name: Wearable Technology Course Code: 24VDEP2253					
I T D I 2. 0. 0.0					
		CIE Marks: 50			
Credits: Hours/Week	3 3	SEE Marks: 50 SEE Duration: 03	Hours		
Pre-Requisites: Embedded System		SEE Duration. 03	110015		
Course Learning Objectives: Th					
To provide a brief ove	erview of the wearable tec	hnology need for	developr	nent of wearable	
devices, and its impact of		amology, need for	developi	nent of weardore	
_	ns of various wearable in	ertial sensors for bio	medical	applications.	
	development of various				
use in healthcare applica	ations.			-	
Familiar with various we	earable locomotive sensors a	s assistive devices fo	r tracking	g and navigation.	
<b>.</b>	al sensors for wearables and t	heir applications.			
Module-1: Fundamental and S		11	No. of	Blooms	
			Hours	cognitive	
			1104115	Levels	
World of Wearables, Role of V	Wearables, Data-information	n-knowledge-value			
paradigm, The ecosystem enal	bling digital life, Attribu	tes of wearables,			
Taxonomy for wearables, Advan	ncements in wearables, Tex	tiles and clothing:	8	Understand	
The meta-wearable, Challenges	and opportunities, The fu	ture of wearables:		CO1	
Defining the research roadmap.					
<b>Module-2: Wearable Sensors</b>	and its Applications				
Wearable Inertial Sensors - Acce	elerometers, Gyroscopic ser	nsors and Magnetic			
sensors; Ground Force Sensors as	nd Insole Sensors, In-Shoe	Force and Pressure			
Measurement, Force Sensor for	Sleep Condition and Resp	iration on the Bed,			
Modality of Measurement- Weara	able Inertial Sensors, Invisib	ole Sensors,			
Applications: Fall Risk Assessme	ent, Fall Detection and Ga	it Analysis, Physical	1 8	Understand	
Activity monitoring: Human Ki		Energy Expenditure		CO2	
measurement: Pedometers, Actigr	raphs, Recovery				
Module-3: Medical Application	ons of Wearable Techno	logies			
Wearable ECG devices: Basics of	of ECG and its design. F	Electrodes and the			
Electrode-Skin Interface; Weara	<b>C</b> ,		0		
EEG, Basic Measurement set-u			8	Apply	
EMG devices: EMG/ SEMG Signature		<ul><li>wearable surface</li></ul>		CO3	
electrodes, SEMG Signal Conditioning, Applications.					
Module-4: Wearable Assistive Devices for the Blind and Flexible Sensors					
Wearable Assistive Devices for the Blind - Hearing and Touch sensation,					
Assistive Devices for Fingers and Hands, Assistive Devices for wrist, forearm					
and feet, vests and belts, head-mounted devices. Inkjet-Printed Sensors on Flexible Substrates: Introduction, Required Physical Properties of the Printable					
Ink, Materials for Printed Sensors, Conducting Materials, Semiconducting				CO4	
	Materials, Dielectric Materials, Substrates for Flexible Sensors, Polymer-Based				
Substrates, Paper-Based Substra	ates, Textile-Based Substr	ates, Adhesion of			
Printable Ink with Substrate, Inkj	et-Printed Sensors for Heal	th care, Advantage,			
Limitation and Future Scope of Ir		- · · · ·			
Module-5: Wearable Biochem	nkjet Printing Technology for	or Printed Sensors.			

Chemical Substances: Gas and Odor, Introduction, Human Odor-Based Sensors,		
Glucose, Introduction, Glucose Sensors, Noninvasive Glucose Monitoring		
Devices, GlucoWatch® G2 Biographer, GlucoTrackTM; Pulse oximeter,	8	Apply
Portable Pulse Oximeters, wearable pulse oximeter; Wearable capnometer for		CO5
monitoring of expired carbon dioxide. Textile based sensors		

Course Outco	Course Outcomes: After completing the course, the students will be able to			
24MDED2252 1	To identify and understand the need for development of wearable devices and its influence on			
24VDEP2253.1	various sectors.			
24VDEP2253.2	To understand various wearable inertial sensors for biomedical applications			
24VDEP2253.3	To comprehend the design and development of various wearable technologies for use in healthcare applications			
24VDEP2253.4	To realize the role of wearable locomotive sensors as assistive devices for tracking and navigation.			
24VDEP2253.5	To Design and develop various wearable devices for detection of biochemical parameters.			

- 1. Edward Sazonov, Michael R Neuman, "Wearable Sensors: Fundamentals, Implementation and Applications" Elsevier, 2<sup>nd</sup> Edition 2020.
- 2. "Seamless Healthcare Monitoring", Toshiyo Tamura and Wenxi Chen, Springer 2018.
- 3. "Wearable and Autonomous Biomedical Devices and Systems for Smart Environment", by Aimé Lay-Ekuakille and Subhas Chandra Mukhopadhyay, Springer 2010.
- 4. Subhas C. Mukhopadhyay, "Wearable Electronics Sensors-For Safe and Healthy Living", Springer International Publishing, 2015.

  "Environmental Chemical and Medical Sensors" by Shantany Bhattacharya, A.K. Agarwal
  - "Environmental, Chemical and Medical Sensors", by Shantanu Bhattacharya, A K Agarwal, Nripen Chanda, Ashok Pandey and Ashis Kumar Sen, Springer Nature Singapore Pte Ltd. 2018.

200	GT.	SEA	CIA (50)			SEA	
PCC	CIA			I	II	Conduction: 100 M Reduced to: 50 M	
Conduction	50	50	Written Test	50	50		
				Average of tw Mark		Five questions with each of 20 marks (with internal choice). Student should answer one full question from each	
			Assignment	]	15	module	
			AAT	1	10		
5				Total -	- 50 marks	Total – 50 marks	

### i) CIA: 50%

IA Test: 2 IA tests - Each of 50 Marks	Average of 2 tests – scaled down to 25 M
<b>Assignment</b> – Two assignments – one for 10 marks and another for 5 marks	15 Marks
Additional Assessment Tools (AAT) – Oral /Online Quizzes, Presentations, Group discussions, Case studies, Term Paper, Open ended experiments, Mini industrial/social/rural Projects, Two-minute video on latest topic, Short MOOC courses, Practical Orientation on Design thinking, creativity & Innovation, Participatory & Industry integrated learning, Practical activities, Problem solving exercises, Participation in seminars/academic events/symposia and any other activity	10 Marks
Total	50 Marks

Theory Exam	2 questions from each module with internal choice Student should answer one full question from each module	20 M x 5 = 100 M reduced to 50 M
	Total	50 Marks

# Dept. of Electronics and Communication Engineering M. Tech (VLSI Design and Embedded Systems) Choice Based Credit System (CBCS and Outcome Based Education (OBE)

Semester: II

Semester: 11						
Course Name: Project Management and Finance Course Code: 24VDE226						
L: T: P: J:		3: 0: 0: 0	CIE Marks: 50			
Credits:		3	SEE Marks: 50			
Hours/Week (Total):		3 (40)	SEE Duration	n: 03 Hours		
Pre-Re	quisites: Basics of man					
Course	Learning Objectives:	The students will be able	to			
1 Understand Project and its classification						
2	Understand Project identification and Selection					
3	To design project usin	_				
4	Understand the basic of	concepts of financial manag	gement and finar	icial system.		
5	Understand the source	s of financing and make in	vestment decisio	ns.		
Modulo	e-1: Introduction to Pi		No. of Hours	Blooms Cognitive Levels		
Selection Product Develot Introdut Project	A Project. Search for a Business idea: Introduction, Choosing an Idea, Selection of product, The Adoption process, Product Innovation, Product Planning and Development Strategy, Product Planning and Development Process. Concepts of Projects and Classification: Introduction, Meaning of Projects, Characteristics of a Project, Project Levels, Project Classification, Aspects of a Project.					
	e-2: Project Cycle					
The project Cycle, Features and Phases of Project management, Project Management Processes. Project Identification: Feasibility Report, Project Feasibility Analysis. Project Formulation: Meaning, Steps in Project formulation, Sequential Stages of Project Formulation, Project Evaluation.					Understand CO2	
	Module-3: Project Design and Network Analysis					
Project Design and Network Analysis: Introduction, Importance of Network Analysis, Origin of PERT and CPM, Network, Network Techniques, Need for Network Techniques, Steps in PERT, CPM, Advantages, Limitations and Differences. Project design software tools.					Apply CO3	
Module	e-4: Introduction to Fi	nancial Management	Į.			
Meaning and objectives of Financial Management, changing role of financemanagers. Interface of Financial Management with other functional areas. Indian Financial System: Financial markets, Financial Instruments, Financial institutions and financial services. Emerging issues in Financial Management: Risk Management, Behavioral Finance, Financial Engineering, Derivatives (Theory).					Analyze CO4	
Module-	-5: Sources of Financin	g and Investment Decision	ıs			
Venture converti evaluati internal payback	Shares, Debentures, Term loans, Lease financing, Hybrid financing, Venture Capital, Angel investing and private equity, Warrants and convertibles (Theory Only). Capital budgeting process, Investment evaluation techniques – Net present value, Internal rate of return, modified internal rate of return, Profitability index, Payback period, discounted payback period, accounting rate of return problem, Risk analysis in capital budgeting  Understan  CO5					

Course Outcomes: After completing the course, the students will be able to				
24VDE226.1 Define the Project and its classification				
24VDE226.2 Explain steps in Project identification and Selection				
24VDE226.3 Design projects using various tools network tools				
24VDE226.4 Explain the basic concepts of financial management and financial system.				
24VDE226.5	Explain the sources of financing and make investment decisions.			

- 1. Essentials of Management: An International, Innovation and Leadership perspective by Harold Koontz, Heinz Weihrich McGraw Hill Education, 10th Edition 2016. ISBN-978-93-392-2286-4.
- 2. Avery N. Goldstein, Patent Law for Scientists and Engineers, Taylor & Francis /1st Edition/ 2005
- 3. Dynamics of Entrepreneurial Development and Management by Vasant Desai. HPH 2007, ISBN: 978-81-8488-801-2.
- 4. Professional Programme Intellectual Property Rights, Law and Practice, The Instituteof Company Secretaries of India, Statutory Body Under an Act of Parliament, September 2013. Study Material (For the topic Intellectual Property under module 4 and 5)
- 5. Ganguli Prabuddha, Intellectual Property Rights--Unleashing the Knowledge Economy, Tata McGrawHill (2001).
- 6. Financial Management by Prasanna Chandra, TMH 9/e.
- 7. Financial Management: A Strategic Perspective Nikhil Chandra Shil & Bhagaban Das, Sage Publications 1/e, 2016.
- 8. Financial Management by Khan M. Y.& Jain P. K, TMH 7/e.

#### **Marks Distribution for Assessment:**

PCC CIA		SEA	CIA (50)			SEA Conduction: 100 M	
	CIA	SEA		I	II	Reduced to: 50 M	
				50	50		
tion	50	50 50	Written Test	Average of two tests – 25 Marks		Five questions with each of 20 marks (with internal choice).	
Conduction			Assignment		15	Student should answer one full question from each module	
ŭ			AAT	10		1	
				Tot	al – 50 marks	Total – 50 marks	

### i) CIA: 50%

IA Test: 2 IA tests - Each of 50 Marks	Average of 2 tests – scaled down to 25 M
<b>Assignment</b> – Two assignments – one for 10 marks and another for 5 marks	15 Marks
Additional Assessment Tools (AAT) — Oral /Online Quizzes, Presentations, Group discussions, Case studies, Term Paper, Open ended experiments, Mini industrial/social/rural Projects, Two-minute video on latest topic, Short MOOC courses, Practical Orientation on Design thinking, creativity & Innovation, Participatory & Industry integrated learning, Practical activities, Problem solving exercises, Participation in seminars/academic events/symposia and any other activity	10 Marks
Total	50 Marks

Theory Exam	5 questions to answer each of 20 Marks 2 questions from each module with internal choice Student should answer one full question from each module	20 M x 5 = <b>100 M</b> reduced to <b>50 M</b>
	Total	50 Marks