Enquire Now
Apply Now

Events for May 27, 2020 - January 10, 2014

Design Verification using System Verilog

BNMIT Campus

The internship provided hands-on exposure to VLSI design flow, Verilog RTL coding, AXI4 protocols, and SystemVerilog-based verification methodologies. Participants also gained practical understanding of assertions, functional […]